NC7SV00 |
Fairchild |
ULP-A 2-Input NAND Gate |
下载 |
NC7SV00L6X |
Fairchild |
TinyLogic ULP-A 2-Input NAND Gate |
下载 |
NC7SV00P5X |
Fairchild |
TinyLogic ULP-A 2-Input NAND Gate |
下载 |
NC7SV02 |
Fairchild |
ULP-A 2-Input NOR Gate |
下载 |
NC7SV02L6X |
Fairchild |
TinyLogic ULP-A 2-Input NOR Gate |
下载 |
NC7SV02P5X |
Fairchild |
TinyLogic ULP-A 2-Input NOR Gate |
下载 |
NC7SV04 |
Fairchild |
ULP-A Inverter (Preliminary) |
下载 |
NC7SV04L6X |
Fairchild |
TinyLogic ULP-A Inverter |
下载 |
NC7SV04P5X |
Fairchild |
TinyLogic ULP-A Inverter |
下载 |
NC7SV05 |
Fairchild |
ULP-A Inverter (Open Drain Output) |
下载 |
NC7SV05L6X |
Fairchild |
TinyLogic ULP-A Inverter (Open Drain Output) |
下载 |
NC7SV05P5X |
Fairchild |
TinyLogic ULP-A Inverter (Open Drain Output) |
下载 |
NC7SV08 |
Fairchild |
ULP-A 2-Input AND Gate |
下载 |
NC7SV08L6X |
Fairchild |
TinyLogic ULP-A 2-Input AND Gate |
下载 |
NC7SV08P5X |
Fairchild |
TinyLogic ULP-A 2-Input AND Gate |
下载 |
NC7SV08P5X_NL |
Fairchild |
TinyLogic ULP-A 2-Input AND Gate |
下载 |
NC7SV11 |
Fairchild |
TinyLogic ULP-A 3-Input AND Gate |
下载 |
NC7SV11L6X |
Fairchild |
TinyLogic ULP-A 3-Input AND Gate |
下载 |
NC7SV11P6X |
Fairchild |
TinyLogic ULP-A 3-Input AND Gate |
下载 |
NC7SV125 |
Fairchild |
ULP-A Buffer with 3-STATE Output |
下载 |
NC7SV125L6X |
Fairchild |
TinyLogic ULP-A Buffer with 3-STATE Output |
下载 |
NC7SV125P5X |
Fairchild |
TinyLogic ULP-A Buffer with 3-STATE Output |
下载 |
NC7SV125P5X_NL |
Fairchild |
TinyLogic ULP-A Buffer with 3-STATE Output |
下载 |
NC7SV126 |
Fairchild |
ULP-A Buffer with 3-STATE Output |
下载 |
NC7SV126L6X |
Fairchild |
TinyLogic ULP-A Buffer with 3-STATE Output |
下载 |
NC7SV126P5X |
Fairchild |
TinyLogic ULP-A Buffer with 3-STATE Output |
下载 |
NC7SV14 |
Fairchild |
ULP-A Inverter with Schmitt Trigger Input |
下载 |
NC7SV14L6X |
Fairchild |
TinyLogic ULP-A Inverter with Schmitt Trigger Input |
下载 |
NC7SV14P5X |
Fairchild |
TinyLogic ULP-A Inverter with Schmitt Trigger Input |
下载 |
NC7SV157 |
Fairchild |
ULP-A 2-Input Non-Inverting Multiplexer |
下载 |
NC7SV157L6X |
Fairchild |
TinyLogic ULP-A 2-Input Non-Inverting Multiplexer |
下载 |
NC7SV157P6X |
Fairchild |
TinyLogic ULP-A 2-Input Non-Inverting Multiplexer |
下载 |
NC7SV158 |
Fairchild |
ULP-A 2-Input Inverting Multiplexer |
下载 |
NC7SV158L6X |
Fairchild |
TinyLogic ULP-A 2-Input Inverting Multiplexer |
下载 |
NC7SV158P6X |
Fairchild |
TinyLogic ULP-A 2-Input Inverting Multiplexer |
下载 |
NC7SV17 |
Fairchild |
ULP-A Single Buffer with Schmitt Trigger Input |
下载 |
NC7SV17L6X |
Fairchild |
TinyLogic ULP-A Single Buffer with Schmitt Trigger Input |
下载 |
NC7SV17P5X |
Fairchild |
TinyLogic ULP-A Single Buffer with Schmitt Trigger Input |
下载 |
NC7SV17P5X_NL |
Fairchild |
TinyLogic ULP-A Single Buffer with Schmitt Trigger Input |
下载 |
NC7SV19 |
Fairchild |
TinyLogic ULP-A 1-of-2 Decoder/Demultiplexer |
下载 |